LDPC Algorithm & System Description Document
ثبت نشده
چکیده
منابع مشابه
Iterative Channel Decoding of FEC-Based Multiple Descriptions using LDPC-RS Product Codes
Product code has been proposed as a promising technique for cloud transmission of multimedia information, because of its superior error correcting capabilities. In this paper we study product code based on a vertical low-density parity check (LDPC) code and horizontal Reed-Solomon (RS) code for transmission of progressively coded image and propose an iterative decoding algorithm. The transmitte...
متن کاملSearch Based Weighted Multi-Bit Flipping Algorithm for High-Performance Low-Complexity Decoding of LDPC Codes
In this paper, two new hybrid algorithms are proposed for decoding Low Density Parity Check (LDPC) codes. Original version of the proposed algorithms named Search Based Weighted Multi Bit Flipping (SWMBF). The main idea of these algorithms is flipping variable multi bits in each iteration, change in which leads to the syndrome vector with least hamming weight. To achieve this, the proposed algo...
متن کاملSearch Based Weighted Multi-Bit Flipping Algorithm for High-Performance Low-Complexity Decoding of LDPC Codes
In this paper, two new hybrid algorithms are proposed for decoding Low Density Parity Check (LDPC) codes. Original version of the proposed algorithms named Search Based Weighted Multi Bit Flipping (SWMBF). The main idea of these algorithms is flipping variable multi bits in each iteration, change in which leads to the syndrome vector with least hamming weight. To achieve this, the proposed algo...
متن کاملLDPC Coding for Performance Enhancement of MC-CDMA System
A turbo block code (TBC) technique for improving the performance of a multi-carrier code division multiple access (MC-CDMA) system in terms of bit error rate (BER) is proposed in this paper. The objective of this work is to develop a coding scheme that generates low BER code-words. By implementing a time domain TBC, designed using powerful low density parity check (LDPC) code, the BER performan...
متن کاملLow Power IEEE 802.11n LDPC Decoder Hardware
In this paper, we present a low power hybrid low-density-parity-check (LDPC) decoder hardware implementing layered min-sum decoding algorithm for IEEE 802.11n Wireless LAN Standard. The LDPC decoder hardware, which has 27 check node datapaths and 24x162 variable node memory, is implemented in Verilog HDL and verified to work correctly in a Xilinx Virtex II FPGA. For 648 block length and 1/2 cod...
متن کامل